

Lecture 23

Caches: Improving Hit Time, Miss Rate, and Miss Penalty

Addressing Miss Rates


Cache misses and the architect

- What can we do about the 3 kinds of cache misses?
 - Compulsory, capacity, and conflict...
 - Can avoid conflict misses w/fully associative cache
 - But fully associative caches mean expensive HW, possibly slower clock rates, and other bad stuff
 - Can avoid capacity misses by making cache bigger - small caches can lead to thrashing
 - W/thrashing, data moves between 2 levels of memory hierarchy very frequently - can really slow down perf.
 - Larger blocks can mean fewer compulsory misses
 - But can turn a capacity miss into a conflict miss!
-

(1) Larger cache block size

- Easiest way to reduce miss rate is to increase cache block size
 - This will help eliminate what kind of misses?
 - Helps improve miss rate b/c of principle of locality:
 - Temporal locality says that if something is accessed once, it'll probably be accessed again soon
 - Spatial locality says that if something is accessed, something nearby it will probably be accessed
 - Larger block sizes help with spatial locality
 - Be careful though!
 - Larger block sizes can increase miss penalty!
 - Generally, larger blocks reduce # of total blocks in cache
-

(1) Larger cache block size (graph comparison)



(1) Larger cache block size (example)

- Assume that to access lower-level of memory hierarchy you:
 - Incur a 40 clock cycle overhead
 - Get 16 bytes of data every 2 clock cycles
- I.e. get 16 bytes in 42 clock cycles, 32 in 44, etc...
- Using data below, which block size has minimum average memory access time?

| Block Size | 1K | 4K | 16K | 64K | 256K |
|------------|--------|-------|-------|-------|-------|
| 16 | 15.05% | 8.57% | 3.94% | 2.04% | 1.09% |
| 32 | 13.34% | 7.24% | 2.87% | 1.35% | 0.70% |
| 64 | 13.76% | 7.00% | 2.64% | 1.06% | 0.51% |
| 128 | 16.64% | 7.78% | 2.77% | 1.02% | 0.49% |
| 256 | 22.01% | 9.51% | 3.29% | 1.15% | 0.49% |

Cache sizes
Miss rates

(1) Larger cache block size (ex. continued...)

- Recall that Average memory access time =
 - Hit time + Miss rate X Miss penalty
- Assume a cache hit otherwise takes 1 clock cycle -independent of block size
- So, for a 16-byte block in a 1-KB cache...
 - Average memory access time =
 - $1 + (15.05\% \times 42) = 7.321$ clock cycles
- And for a 256-byte block in a 256-KB cache...
 - Average memory access time =
 - $1 + (0.49\% \times 72) = 1.353$ clock cycles
- Rest of the data is included on next slide...

(1) Larger cache block size (ex. continued)

| Block Size | Miss Penalty | 1K | 4K | 16K | 64K | 256K |
|------------|--------------|--------|-------|-------|-------|-------|
| 16 | 42 | 7.321 | 4.599 | 2.655 | 1.857 | 1.485 |
| 32 | 44 | 6.870 | 4.186 | 2.263 | 1.594 | 1.308 |
| 64 | 48 | 7.605 | 4.360 | 2.267 | 1.509 | 1.245 |
| 128 | 56 | 10.318 | 5.357 | 2.551 | 1.571 | 1.274 |
| 256 | 72 | 16.847 | 7.847 | 3.369 | 1.828 | 1.353 |

Cache sizes

Red entries are lowest average time for a particular configuration

Note: All of these block sizes are common in processor's today

Note: Data for cache sizes in units of "clock cycles"

(1) Larger cache block sizes (wrap-up)

- We want to minimize cache miss rate & cache miss penalty at same time!
- Selection of block size depends on latency and bandwidth of lower-level memory:
 - High latency, high bandwidth encourage large block size
 - Cache gets many more bytes per miss for a small increase in miss penalty
 - Low latency, low bandwidth encourage small block size
 - Twice the miss penalty of a small block may be close to the penalty of a block twice the size
 - Larger # of small blocks may reduce conflict misses

Addressing Miss Penalties

(2) Higher associativity

- Higher associativity can improve cache miss rates...
- Note that an 8-way set associative cache is...
 - ...essentially a fully-associative cache
- Helps lead to 2:1 cache rule of thumb:
 - It says:
 - A direct mapped cache of size N has about the same miss rate as a 2-way set-associative cache of size $N/2$
- But, diminishing returns set in sooner or later...
 - Greater associativity can cause increased hit time

2nd-level caches

- 1st 4 techniques discussed all impact CPU...
 - Technique focuses on cache/main memory interface
- Processor/memory performance gap makes us consider:
 - If they should make caches faster to keep pace with CPUs
 - If they should make caches larger to overcome widening gap between CPU and main memory
- One solution is to do both:
 - Add another level of cache (L2) between the 1st level cache (L1) and main memory
 - Ideally L1 will be fast enough to match the speed of the CPU while L2 will be large enough to reduce the penalty of going to main memory

Second-level caches

- This will of course introduce a new definition for average memory access time:
 - $\text{Hit time}_{L1} + \text{Miss Rate}_{L1} * \text{Miss Penalty}_{L1}$
 - Where, $\text{Miss Penalty}_{L1} =$
 - $\text{Hit Time}_{L2} + \text{Miss Rate}_{L2} * \text{Miss Penalty}_{L2}$
 - So 2nd level miss rate measure from 1st level cache misses...
- A few definitions to avoid confusion:
 - Local miss rate:
 - # of misses in the cache divided by total # of memory accesses to the cache - specifically Miss Rate_{L2}
 - Global miss rate:
 - # of misses in the cache divided by total # of memory accesses generated by the CPU - specifically -- $\text{Miss Rate}_{L1} * \text{Miss Rate}_{L2}$

Second-level caches

(some "odds and ends" comments)

- The speed of the L1 cache will affect the clock rate of the CPU while the speed of the L2 cache will affect only the miss penalty of the L1 cache
 - Which of course could affect the CPU in various ways...
- 2 big things to consider when designing the L2 cache are:
 - Will the L2 cache lower the average memory access time portion of the CPI?
 - If so, how much will it cost?
 - In terms of HW, etc.
- 2nd level caches are usually BIG!
 - Usually L1 is a subset of L2
 - Should have few capacity misses in L2 cache
 - Only worry about compulsory and conflict for optimizations...

Second-level caches

- Example:
 - In 1000 memory references there are 40 misses in the L1 cache and 20 misses in the L2 cache. What are the various miss rates?
 - Miss Rate L1 (local or global): $40/1000 = 4\%$
 - Miss Rate L2 (local): $20/40 = 50\%$
 - Miss Rate L2 (global): $20/1000 = 2\%$
- Note that global miss rate is very similar to single cache miss rate of the L2 cache
 - (if the L2 size \gg L1 size)
- Local cache rate not good measure of secondary caches - its a function of L1 miss rate
 - Which can vary by changing the L1 cache
 - Use global cache miss rate to evaluating 2nd level caches!

Second-level caches (example)

- Given the following data...
 - 2-way set associativity increases hit time by 10% of a CPU clock cycle
 - Hit time for L2 direct mapped cache is: 10 clock cycles
 - Local miss rate for L2 direct mapped cache is: 25%
 - Local miss rate for L2 2-way set associative cache is: 20%
 - Miss penalty for the L2 cache is: 50 clock cycles
- What is the impact of using a 2-way set associative cache on our miss penalty?

Second-level caches (example)

- Miss penalty_{Direct mapped L2} =
 - $10 + 25\% * 50 = 22.5$ clock cycles
- Adding the cost of associativity increases the hit cost by only 0.1 clock cycles
- Thus, Miss penalty_{2-way set associative L2} =
 - $10.1 + 20\% * 50 = 20.1$ clock cycles
- However, we can't have a fraction for a number of clock cycles (i.e. 10.1 ain't possible!)
- We'll either need to round up to 11 or optimize some more to get it down to 10. So...
 - $10 + 20\% * 50 = 20.0$ clock cycles *or*
 - $11 + 20\% * 50 = 21.0$ clock cycles (both better than 22.5)

Addressing Hit Time

Second level caches

(some final random comments)

- We can reduce the miss penalty by reducing the miss rate of the 2nd level caches using techniques previously discussed...
 - I.e. Higher associativity or psuedo-associativity are worth considering b/c they have a small impact on 2nd level hit time
 - And much of the average access time is due to misses in the L2 cache
- Could also reduce misses by increasing L2 block size
- Need to think about something called the "multilevel inclusion property":
 - In other words, all data in L1 cache is always in L2...
 - Gets complex for writes, and what not...

Reducing the hit time

- Again, recall our average memory access time equation:
 - Hit time + Miss Rate * Miss Penalty
 - We've talked about reducing the Miss Rate and the Miss Penalty - Hit time can also be a big component...
- On many machines cache accesses can affect the clock cycle time - so making this small is a good thing!
- We'll talk about a few ways next...

Small and simple caches

- Why is this good?
 - Generally, smaller hardware is faster - so a small cache should help the hit time...
 - Direct mapping also falls under the category of "simple"
 - Relates to point above as well - you can check tag and read data at the same time!

Example

A cache example:

- We want to compare the following:
 - A 16-KB data cache & a 16-KB instruction cache versus a 32-KB unified cache

| Size | Inst. Cache | Data Cache | Unified Cache | Miss Rates |
|-------|-------------|------------|---------------|------------|
| 16 KB | 0.64% | 6.47% | 2.87% | ← |
| 32 KB | 0.15% | 4.82% | 1.99% | |

- Assume a hit takes 1 clock cycle to process
- Miss penalty = 50 clock cycles
- In unified cache, load or store hit takes 1 extra clock cycle b/c having only 1 cache port = a structural hazard
- 75% of accesses are instruction references
- What's avg. memory access time in each case?

A cache example continued...

- 1st, need to determine overall miss rate for split caches:
 - $(75\% \times 0.64\%) + (25\% \times 6.47\%) = 2.10\%$
 - This compares to the unified cache miss rate of 1.99%
- We'll use average memory access time formula from a few slides ago but break it up into instruction & data references
- Average memory access time - split cache =
 - $75\% \times (1 + 0.64\% \times 50) + 25\% \times (1 + 6.47\% \times 50)$
 - $(75\% \times 1.32) + (25\% \times 4.235) = 2.05$ cycles
- Average memory access time - unified cache =
 - $75\% \times (1 + 1.99\% \times 50) + 25\% \times (1 + 1 + 1.99\% \times 50)$
 - $(75\% \times 1.995) + (25\% \times 2.995) = 2.24$ cycles
- Despite higher miss rate, access time faster for split cache!